

SystemC Quickreference Card

For Training: www.Transfer.nl
email: Training@Transfer.nl



sc_main

```
#include "systemc.h"
// Include module declarations

int sc_main(int argc, char *argv[])
{
    // Create channels
    sc_signal<type> signal_name, signal_name, ...;
    // Create clock
    sc_clock clock_name("name", period, duty_cycle, start_time, positive_first);
    // Module instantiations
    module_name instance_name("name");
    // Module port bindings
    // By name binding, do for each port
    instance_name.port_name(signal_name);
    // By order, port binding
    instance_name(signal_name, signal_name, ...);
    // By order using signal_name
    instance_name << signal_name << signal_name, ...;
    // Clock generation
    sc_startValue();
    return 0;
}
```

Clock syntax

```
sc_clock clock_name("name", period, duty_cycle, start_time, positive_first);
name:      name      type: char *
period:   clock_period type: variable of type sc_time or constant of type uint64
duty_cycle: clock_duty_cycle type: double default value: 0.5
start_time: time_of_first_edge type: variable of type sc_time or
positive_first: positive_value type: bool default value: true
```

Data Operations/Functions

clock(name.name)	returns the "name"
clock.name.period()	returns the clock period
clock.name.duty_cycle()	returns the positive edge of clk
clock.name.pos()	Gives a reference to the positive edge of clk
clock.name.neg()	Gives a reference to the negative edge of clk
usage: sensitive << clock.name.pos()	
usage: sensitive << clock.name.neg()	

Clock functions

Generate the waveforms for all sc_clock objects

```
sc_start()
sc_stop()
sc_time_stamp()
sc_simulation_time()
```

Stops simulations
Returns the current simulation time as sc_time
Returns the current simulation time as double

Data Types

Scalar

```
sc_int<length> variable_name, variable_name, ...;
sc_uint<length> variable_name, variable_name, ...;
sc_bignum<length> variable_name, variable_name, ...;
```

sc_bit<length> variable_name, variable_name, ...;

sc_fix<wl, ilw, q, mode, o, mode, n, bits> object_name, object_name, ...;

sc_ufix<wl, ilw, q, mode, o, mode, n, bits> object_name, object_name, ...;

sc_fixed<wl, ilw, q, mode, o, mode, n, bits> object_name, object_name, ...;

sc_ufixed<wl, ilw, q, mode, o, mode, n, bits> object_name, object_name, ...;

sc_lv<wl> variable_name, variable_name, ...;

Channels

Name

signal

signal_rv

signal_resolved

fifo

fixed

matrix

semaphore

buffer

signal

signal_change_event

change_event

value_change_event

posedge

negedge

every

bit

num_available

read

nb_read

num_free

read

event

write

read

event

write

read

event

read

event

read

event

read

event

read

Modules

Name

module

Implementation file

Header file

implementation file

process implementation

SC_THREAD

SC_CTHREAD

while(true) loop

SystemC Quickreference Card

For Training: www.Transfer.nl
email: Training@Transfer.nl



Scalar Syntax:

```
SC_MODULE(module_name) {
    // ports
    sc_in<port_type> port_name, port_name,...;
    sc_out<port_type> port_name, port_name,...;
    sc_inout<port_type> port_name, port_name,...;
    sc_port<channel_type<port_type> connections > port_name, port_name,...;
    sc_port<channel_type<port_type> connections > port_name, port_name,...;
    sc_in<clk> clock_name;
    sc_out<clk> clock_name;
    // signals
    sc_signal<signal_type> signal_name, signal_name, ...;
    // variables
    type variable_name, variable_name, ...;
    // rest of module};
```

// clock output (for SystemC 2.0 it is recommended to use `sc_in<bool>`)

Array Syntax:

```
SC_MODULE (module_name) {
    // ports
    sc_in<port_type> port_name[size], port_name[size], ...;
    sc_out<port_type> port_name[size], port_name[size], ...;
    sc_inout<port_type> port_name[size], port_name[size], ...;
    sc_port<channel_type<port_type> connections > port_name[size];
    sc_port<channel_type<port_type> connections > port_name[size];
    sc_port<channel_type<port_type> connections > port_name[size];
    sc_port<channel_type<port_type> connections > port_name[size];
    // signals
    sc_signal<signal_type> signal_name [size], signal_name [size], ...;
    // variables
    type variable_name, variable_name[size], ...;
    // rest of module}
```

// global output (for SystemC 2.0 it is recommended to use `sc_out<bool>`)

Processes

```
// Header file
SC_MODULE(module_name){
    // module port declarations
    // signal variable declarations
    // data variable declarations
    // process declarations
    void process_name_A();
    void process_name_B();
    void process_name_C();
    // other method declarations
    // module instantiations
    SC_CTOR(module_name){
        // process registration
        SC_METHOD(process_name_A);
        // sensitivity list
        SC_THREAD(process_name_B);
        // Sensitivity list
        (*instance_name_N)(signal_or_port, signal_or_port,...);
        // global watching registration
        //clock_name, posedge or clock_name.neg()
        //global watching registration
        // no sensitivity list
        // module instantiations & port connection declarations
    }
};
```

Sensitivity list

Sensitive to any change on port(s) or signal(s)

sensitive<>port_or_signal
sensitive<>port_or_signal <> port_or_signal ;
Sensitive to the positive edge of boolean port(s) or signal(s)
sensitive<>pos(port_or_signal)
sensitive<>pos(port_or_signal) <> port_or_signal ;
Sensitive to the negative edge of boolean port(s) or signal(s)
sensitive<>neg(port_or_signal)
sensitive<>neg(port_or_signal) <> port_or_signal ;

Module instantiation

```
SC_MODULE(base_module)
{
    ...
    // constructor
    SC_CTOR(base_module)
    {...}
};

class derived_module : public base_module
{
    ...
    // processes(es)
    void proc_a();
    SC_HAS_PROCESS(derived_module);
    // parameters()
    int some_parameter;
    // constructor
    derived_module(sc_module_name name_, int some_value)
        : base_module(name_), some_parameter(some_value)
    {
        SC_THREAD(proc_a);
    };
};
```

Style 1

```
// Header file
SC_MODULE(module_name){
    // module port declarations
    // signal variable declarations
    // data variable declarations
    // process declarations
    void process_name()// other method declarations
    SC_CTOR(module_name){
        // module instantiation
        instance_name_A->port_1(signal_or_port);
        instance_name_A->port_2(signal_or_port);
        (*instance_name_N)(signal_or_port, signal_or_port,...);
        // global watching registration
        SC_THREAD(process_name, clock_edge, reference); // delayed() == 1; // delayed() method required
    }
};
```

Watching

```
// Header file
SC_MODULE(module_name){
    // module port declarations
    // signal variable declarations
    // data variable declarations
    // process declarations
    void process_name()// other method declarations
    SC_CTOR(module_name){
        // module instantiation
        instance_name_A->port_1(signal_or_port);
        instance_name_A->port_2(signal_or_port);
        (*instance_name_N)(signal_or_port, signal_or_port,...);
        // global watching registration
        watching(reset,delayed()) == 1; // delayed() method required
    }
};
```

Event

```
sc_event my_event; // event
sc_time t_zero (0 sc_ms); // variable t of type sc_time
immediate:
my_event.notify();
```

```
notify(my_event);
Delayed:
my_event.notify(t.zero); // next delta cycle
notify(t.zero, my_event); // next delta cycle
Timed:
my_event.notify(t); // 10 ms delay
notify(my_event); // 10 ms delay
```

Dynamic sensitivity

```
wait for an event in a list of events:
wait(e1);
wait(e1 | e2 | e3);
wait(e1 & e2 & e3);
wait for specific amount of time:
wait(200, sc_ns);
wait on events with timeout:
wait(200, sc_ns, e1 | e2 | e3);
wait for number of clock cycles:
wait(200); // wait for 200 clock cycles, only for SC_THREAD
wait(200); // wait for one delta cycle:
wait(0, sc_ns); // wait one delta cycle.
wait(SC_ZERO_TIME); // wait one delta cycle.
```