# CDA 4253/CIS 6930 FPGA System Design Modeling of Combinational Circuits 

Hao Zheng<br>Dept of Comp Sci \& Eng<br>USF

## Reading

$\rightarrow$ P. Chu, FPGA Prototyping by VHDL Examples $\rightarrow$ Chapter 3, RT-level combinational circuit $\rightarrow$ Sections 3.1-3.2, 3.5-3.7.
$\rightarrow$ XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices
$\rightarrow$ Chapter 3 and 7

## VHDL Model Template: Recap

library ieee;
use ieee.std_1ogic_1164.a11;
entity entity_name is port dec7arations
end [entity] entity_name;

ARCHITECTURE architecture_name OF entity_name IS Signal \& component declarations
BEGIN
Concurrent statements
END [ARCHITECTURE] architecture_name;

## Concurrent Statements

$\rightarrow$ Simple concurrent signal assignment
$\rightarrow \quad z<=a \operatorname{xor} b$
$\rightarrow$ Conditional signal assignment (when-else)
$\rightarrow$ selected concurrent signal assignment (with-select-when)
$\rightarrow$ Process statements
$\rightarrow$ To be covered later

## VHDL Modeling Styles



## Combinational Circuit Building Blocks

Fixed Shifters \& Rotators

## Fixed Logical Shift Right in VHDL

SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0); SIGNAL C : STD_LOGIC_VECTOR(3 DOWNTO 0);

sr1: logic shift right
$\mathrm{C}<=\mathrm{A} \operatorname{srl} 1$;
C <= '0' \& A(3 downto 1);

## Fixed Arithmetic Shift Right in VHDL

SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0); SIGNAL C : STD_LOGIC_VECTOR(3 DOWNTO 0);

$\mathrm{A}(3) \quad \mathrm{A}(3) \quad \mathrm{A}(2) \quad \mathrm{A}(1)$
sra: arithmetic shift left
$\mathrm{C}<=\mathrm{A}$ sra 1 ;
$c<=A(3) \& A(3$ downto 1$)$;

## Fixed Rotation in VHDL

SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0); SIGNAL C : STD_LOGIC_VECTOR(3 DOWNTO 0);

rol: rotation to left $C<=A \operatorname{rol} 1$

## Logic Gates

## Basic Gates - AND, OR, NOT


(a) AND gates


(b) OR gates

(c) NOT gate

## Basic Gates - NAND, NOR


(a) NAND gates

(b) NOR gates

## Basic Gates - XOR

| $x_{1}$ | $x_{2}$ | $f=x_{1} \oplus x_{2}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(a) Truth table

(b) Graphical symbol

(c) Sum-of-products implementation

## Basic Gates - XNOR

| $x_{1}$ | $x_{2}$ | $f=\overline{x_{1} \oplus x_{2}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(a) Truth table

(b) Graphical symbol

(c) Sum-of-products implementation

## 1-Bit Full Adder



## 1-Bit Full Adder

LIBRARY ieee ;
USE ieee.std_logic_1164.a11 ;
ENTITY falb IS
PORT $\quad x$ : IN STD_LOGIC ;
y : IN STD_LOGIC ;
cin : IN STD_LOGIC ;
s : OUT STD_LOGIC ;
cout : OUT STD_LOGIC ) ;
END falb;

## 1-Bit Full Adder

ARCHITECTURE dataflow OF fa1b IS BEGIN

$$
\begin{aligned}
\text { s } & =x \text { XOR y XOR cin ; } \\
\text { cout }<= & (x \text { AND y) OR (cin AND x) } \\
& \text { OR (cin AND y) ; }
\end{aligned}
$$

END dataflow ;


## Logic Operators

- Logic operators


## and or nand nor xor not xnor

Highest Logic operators precedence
and or nand nor xor xnor

Lowest

## No Implied Precedence

Wanted:

$$
y=a b+c d
$$

Incorrect

$$
\mathrm{y}<=\mathrm{a} \text { and } \mathrm{b} \text { or } \mathrm{c} \text { and } \mathrm{d} \text {; }
$$

equivalent to

$$
\mathrm{y}<=((\mathrm{a} \text { and } \mathrm{b}) \text { or } \mathrm{c}) \text { and } \mathrm{d} ;
$$

equivalent to

$$
y=(a b+c) d
$$

Correct

$$
\mathrm{y}<=(\mathrm{a} \text { and } \mathrm{b}) \text { or }(\mathrm{c} \text { and } \mathrm{d}) \text {; }
$$

## Modeling Routing Structures

## with

Conditional Concurrent Signal Assignment
(when-else)

## 2-to-1 Multiplexer


(a) Graphical symbol
(b) Truth table

## 2-to-1 Multiplexer

LIBRARY ieee ;
USE ieee.std_logic_1164.a11 ;
ENTITY mux2to1 IS

$$
\begin{array}{cll}
\text { PORT( w0, w1, se1 } & : \text { IN } & \text { STD_LOGIC ; } \\
f & & \text { OUT } \\
\text { STD_LOGIC ) ; }
\end{array}
$$

END mux2to1 ;
ARCHITECTURE dataflow OF mux2to1 IS BEGIN
f <= wO WHEN se1 = 'O' ELSE w1;
END dataflow ;

## Conditional Concurrent Signal Assignment

$$
\begin{aligned}
\hline \text { target_signal }<= & \text { value1 when condition1 else } \\
& \text { value2 when condition2 e1se } \\
& \text {. . . } \\
& \text { value } \\
& \text { value }
\end{aligned}
$$

$\rightarrow$ Branches are evaluated one by one from top to bottom.
$\rightarrow$ Induces priority among branches

## Cascade of Multiplexers

LIBRARY ieee ;
USE ieee.std_1ogic_1164.a11 ;
ENTITY mux_cascade IS PORT (w1, w2, w3 : IN STD_LOGIC ;

$$
\begin{array}{ll}
\text { s1, s2 } & : \text { IN STD_LOGIC ; } \\
\text { f } & : \text { OUT STD_LOGIC } ;
\end{array}
$$

END mux_cascade ;
ARCHITECTURE dataflow OF mux_cascade IS BEGIN

$$
\begin{array}{rlr}
f<= & \text { w1 WHEN s1 }=\text { '1', } & \text { ELSE } \\
& \text { w2 WHEN s2 }=\text { '1' } & \text { ELSE } \\
\text { w3; }
\end{array}
$$

END dataflow ;

## Cascade of Multiplexers



Notice the priority of selection.

## Conditional Concurrent Signal Assignment

$$
\begin{aligned}
\hline \text { target_signal }<= & \text { value1 when condition1 e1se } \\
& \text { value2 when condition2 e1se } \\
& \text {. . . } \\
& \text { value } \\
& \text { value }
\end{aligned}
$$



## More Operators

- Relational operators

- Logic and relational operators precedence

| Highest | not |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | = | /= | $<$ | <= | > | >= |
| Lowest | and | or | nand | nor | xor | xnor |

## Precedence of Logic and Relational Operators

Comparison $\quad a=b c$
Incorrect
... when $\mathrm{a}=\mathrm{b}$ and c else...
equivalent to
$\ldots$ when ( $\mathrm{a}=\mathrm{b}$ ) and c else ...

Correct
... when $a=(b$ and $c) ~ e 1 s e ~ . . . ~$

## Modeling Routing Structures

 with
## Selected Concurrent Signal Assignment (with-select-when)

## 4-to-1 Multiplexer


(a) Graphic symbol

(b) Truth table

No priority, and choices are disjoint.

## A 4-to-1 Multiplexer

LIBRARY ieee ;
USE ieee.std_1ogic_1164.a11 ;
ENTITY mux4to1 IS

| PORT( $w 0, w 1, w 2$, | $w 3$ | $:$ IN STD_LOGIC ; |
| :---: | :--- | :--- |
| s | $:$ IN STD_LOGIC_VECTOR (1 DOWNTO 0) ; |  |
| f | $:$ OUT STD_LOGIC ) ; |  |

END mux4to1 ;
ARCHITECTURE dataflow OF mux4to1 IS BEGIN

WITH S SELECT
f <=
wO WHEN "OO", default condition w1 WHEN "O1",
w2 WHEN "10",
w3 WHEN OTHERS;
END dataflow;

## Selected Concurrent Signal Assignment

```
with choice_expression select
    target <= expression1 when choices_1,
                                    expression2 when choices_2,
                                    expressionN when choices_N;
```

All choices are mutually exclusive and
cover all values of choice_expression.

## Selected Concurrent Signal Assignment

with choice_expression select target < expression1 when choices_1, expression2 when choices_2, expressionN when choices_N;


## Formats of Choices

- when Expr
- when Expr_1 | .... | Expr_N
- this branch is taken if any of Expr_x matches choice_expression
- when others


## Formats of Choices - Example

## with sel select

$$
\begin{aligned}
y<= & \text { a when "000", } \\
& \text { c when "001" | " } 111 \text { ", } \\
& d \text { when others; }
\end{aligned}
$$

## Decoders

## 2-to-4 Decoder

| $E n$ | $W_{1}$ | $w_{0}$ | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 0 | x | x | 0 | 0 | 0 | 0 |

(a) Truth table

(b) Graphical symbol

## VHDL Code for a 2-to-4 Decoder

-- LIBRARY not shown
ENTITY dec2to4 IS
PORT ( w : IN STD_LOGIC_VECTOR (1 DOWNTO 0) ;
En : IN STD_LOGIC ;
y : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) ) ;
END dec2to4 ;
ARCHITECTURE dataflow OF dec2to4 IS
SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0) ; BEGIN

Enw <=En \& w ;
WITH Enw SELECT

$$
\begin{aligned}
\text { y }<=\text { "0001" WHEN "100", } \\
\text { "0010" WHEN "101", } \\
\text { "0100" WHEN "110", } \\
\text { "1000" WHEN "111", } \\
\text { "0000" WHEN OTHERS ; }
\end{aligned}
$$

END dataflow ;

## Encoders

## Priority Encoder



| $W_{3}$ | $W_{2}$ | $W_{1}$ | $W_{0}$ | $y_{1}$ | $y_{0}$ | $z$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | x | x | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | x | 0 | 1 | 1 |
| 0 | 1 | x | x | 1 | 0 | 1 |
| 1 | x | x | x | 1 | 1 | 1 |

## VHDL code for a Priority Encoder

-- library not shown
ENTITY priority IS

| PORT ( | w |  |  |  |
| ---: | :--- | :--- | :--- | :--- |
| y | : OUT | IN | STD_LOGIC_VECTOR(3 DOWNTO 0) | STD_LOGIC_VECTOR(1 DOWNTO 0) ; |
| z | OUT | STD_LOGIC ) ; |  |  |

END priority ;
ARCHITECTURE dataflow OF priority IS
BEGIN

$$
\begin{aligned}
& y<=~ " 11 " \text { when } w(3)=\text { '1' e1se } \\
& \text { "10" when } w(2)=\text { '1' e1se } \\
& \text { "01" when } w(1)=\text { '1' e1se } \\
& \text { "00" when others; }
\end{aligned}
$$

$$
z<=\text { '0' when w = "0000' else }
$$

END dataflow ;

## Adders

## 16-bit Unsigned Adder



## Operations on Unsigned Numbers

For operations on unsigned numbers
USE
ieee.numeric_std.all
and
signals of the type UNSIGNED
and
conversion functions std_logic_vector(), unsigned()
OR USE
ieee.std_logic_unsigned.all
and
signals of the type STD_LOGIC_VECTOR

## 16-bit Unsigned Adder

LIBRARY ieee ;
USE ieee.std_logic_1164.al1 ;
USE ieee.std_1ogic_unsigned.al1;--non-IEEE standard
ENTITY adder16 IS

| PORT( | Cin | IN | STD_LOGIC ; |  |
| :---: | :---: | :---: | :---: | :---: |
|  | x | IN | STD_LOGIC_VECTOR(15 | DOwnto 0) |
|  | Y | IN | STD_LOGIC_VECTOR(15 | DOWNTO 0) |
|  | S | OUT | STD_LOGIC_VECTOR(15 | DOWNTO 0) |
|  | Cout | OUT | STD_LOGIC ) |  |

END adder16 ;
ARCHITECTURE dataflow OF adder16 IS
SIGNAL Sum : STD_LOGIC_VECTOR(16 DOWNTO 0) ;
BEGIN
Sum $<=\left(' O^{\prime} \& X\right)+Y+C i n ;$
S <= Sum(15 DOWNTO 0) ;
Cout <= Sum(16) ;
END dataflow ;

## Addition of Unsigned Numbers (1)

LIBRARY ieee ;
USE ieee.std_logic_1164.al1 ;
USE ieee.numeric_std.a11; -- IEEE standard
ENTITY adder16 IS

| PORT( Cin | : IN | STD_LOGIC ; |  |
| :---: | :--- | :--- | :--- | :--- |
| X | : IN | STD_LOGIC_VECTOR(15 DOWNTO 0) | ; |
| Y | : IN | STD_LOGIC_VECTOR(15 DOWNTO 0) | ; |
| S | OUT | STD_LOGIC_VECTOR(15 DOWNTO 0) | ; |
| Cout | OUT | STD_LOGIC ) ; |  |

END adder16 ;

## Addition of Unsigned Numbers (2)

ARCHITECTURE dataflow OF adder16 IS
SIGNAL Xu, Yu : UNSIGNED(15 DOWNTO 0);
SIGNAL Su : UNSIGNED(16 DOWNTO 0) ;
BEGIN
Xu <= unsigned(X);
Yu <= unsigned(Y);
Su <= ('0' \& Xu) + Yu + unsigned('0’ \& Cin)
;
S <= std_logic_vector(Su(15 DOWNTO 0)) ;
Cout <= Su(16) ;
END dataflow ;

Signed and unsigned are arrays of std_logic.

## Operations on Signed Numbers

For operations on signed numbers

- Either use
ieee.numeric_std.all, signals of the type SIGNED, and conversion std_logic_vector(), signed()
- Or use
ieee.std_logic_signed.all, and signal type STD_LOGIC_VECTOR


## Signed/Unsigned Types in numeric_std

$\rightarrow$ Behave exactly like
std_logic_vector
$\rightarrow$ They determine whether a given vector should be treated as a signed or unsigned number.
$\rightarrow$ Prefer to use ieee.numeric_std.all;
$\rightarrow$ Use either numeric_std or std_logic_unsigned (or signed).
$\rightarrow$ Do NOT mix them together.

## Multipliers

## Unsigned vs. Signed Multiplication

Unsigned


In Xilinx, a multiplier can be implemented either in a DSP or CLB

## 8x8-bit Unsigned Multiplier

LIBRARY ieee;
USE ieee.std_logic_1164.a11;
USE ieee.std_logic_unsigned.al1;

entity mu7t8b is port(...);
end mult8b;
architecture arch of mult8b is begin

$$
c<=a * b ;
$$

end arch;

## 8x8-bit Signed Multiplier

LIBRARY ieee;
USE ieee.std_1ogic_1164.al1;
USE ieee.std_logic_signed.a11;

entity mu7t8b is port(...);
end mult8b;
architecture arch of mult8b is begin

$$
\mathrm{c}<=\mathrm{a} * \mathrm{~b}
$$

end arch;

## Signed/Unsigned Multiplication

library ieee; use ieee.std_logic_1164.a11; use ieee.numeric_std.al1 ;
entity multiply is
port ( a : in STD_LOGIC_VECTOR(7 downto 0);
b : in STD_LOGIC_VECTOR(7 downto 0);
cu : out STD_LOGIC_VECTOR(15 downto 0);
CS : out STD_LOGIC_VECTOR(15 downto 0));
end multiply;
architecture dataflow of multiply is
begin
-- signed multiplication
cs <= std_logic_vector(signed(a)*signed(b));
-- unsigned multiplication
CU <=
std_1ogic_vector(unsigned(a)*unsigned(b)); end dataflow;

## Multiplication with Constants

$\rightarrow$ If either $A$ or $B$ in $A^{*} B$ is a constant, more efficient implementation with shifts and additions.

$$
A * 9
$$

can be implemented as

$$
A \ll 3+A
$$

## Operators in numeric std Package

| overloaded operator | description | data type of operand a | data type of operand b | data type of result |
| :---: | :---: | :---: | :---: | :---: |
| abs a - a | absolute value negation | signed |  | signed |
| $\begin{aligned} & a * b \\ & a / b \\ & a \bmod b \\ & a \operatorname{rem} b \\ & a+b \\ & a-b \end{aligned}$ | arithmetic operation | unsigned <br> unsigned, natural <br> signed <br> signed, integer | unsigned, natural <br> unsigned <br> signed, integer <br> signed | unsigned <br> unsigned <br> signed <br> signed |
| $\begin{aligned} & \mathrm{a}=\mathrm{b} \\ & \mathrm{a} /=\mathrm{b} \\ & \mathrm{a}<\mathrm{b} \\ & \mathrm{a}<=\mathrm{b} \\ & \mathrm{a}>\mathrm{b} \\ & \mathrm{a}>=\mathrm{b} \end{aligned}$ | relational operation | ```unsigned unsigned, natural signed signed, integer``` | unsigned, natural <br> unsigned <br> signed, integer <br> signed | boolean boolean boolean boolean |

## Parameterized Models

## Design Reuse

$\rightarrow$ How to design for the 32-bit problem below?

$$
O=A+B+C
$$

$\rightarrow$ Create a new 32-bit adder
$\rightarrow$ waste of effort
$\rightarrow$ Reuse previously designed adder
$\rightarrow$ but it is 16 -bit

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity gen_add_w_carry is
    generic(N : integer := 4);
    port
            a, b : in std_logic_vector(N - 1 downto 0);
            cout : out std_logic;
            sum : out std_logic_vector(N - 1 downto 0)
    );
end gen_add_w_carry;
architecture arch of gen_add_w_carry is
    signal a_ext, b_ext, sum_ext : unsigned(N downto 0);
begin
    a_ext <= unsigned('0' & a);
    b_ext <= unsigned('0' & b);
    sum_ext <= a_ext + b_ext;
    sum <= std_logic_vector(sum_ext(N - 1 downto 0));
    cout <= sum_ext(N);
end arch
```


## Instances of Generic Models

-- instantiate 8-bit adder
adder_8_unit: work.gen_add_w_carry(arch)
generic $\operatorname{map}(N=>8)$
port map(a=>a8, b=>b8, cout=>c8, sum=>sum8));
-- instantiate 16-bit adder
adder_16_unit: work.gen_add_w_carry(arch)
generic $\operatorname{map}(N=>16)$
port $\operatorname{map}(\mathrm{a}=>\mathrm{a} 16, \mathrm{~b}=>\mathrm{b} 16$, cout=>c16, sum=>sum16));
-- instantiate 4-bit adder
-- (generic mapping omitted, default value 4 used) adder_4_unit: work.gen_add_w_carry (arch)
port map(a=>a4, b=>b4, cout=>c4, sum=>sum4));

## A Word on Generics

$\rightarrow$ Generics are typically integer values
$\rightarrow$ In this class, the entity inputs and outputs should be std_logic or std_logic_vector.
$\rightarrow$ But the generics should be integer.
$\rightarrow$ Generics are given a default value
$\rightarrow$ GENERIC ( $\mathrm{N}:$ INTEGER := 16 ) ;
$\rightarrow$ This value can be overwritten when entity is instantiated as a component
$\rightarrow$ Generics are very useful when instantiating an often-used component
$\rightarrow$ Need a 32-bit register in one place, and 16-bit register in another
$\rightarrow$ Can use the same generic code, just configure them differently

## Constants - Make Code More Readable

## Syntax:

## constant name : type := value;

## Examples:

constant init_val : STD_LOGIC_VECTOR(3 downto 0) := "0100"; constant ANDA_EXT : STD_LOGIC_VECTOR(7 downto 0) := X"В4"; constant counter_width : INTEGER := 16;
constant buffer_address : INTEGER := x"FFFE";
constant clk_period : TIME := 20 ns;
constant strobe_period : TIME := 333.333 ms ;

## Constants vs Generics

$\rightarrow$ Constants:
$\rightarrow$ Create symbolic names
$\rightarrow$ Make code more readable
$\rightarrow$ Declared in packages, entity, or architecture.
$\rightarrow$ Cannot create generic designs: still need two design entities for Adder_8b and Adder_32b.
$\rightarrow$ Generics:
$\rightarrow$ Can be passed through design hierarchy through component instantiation
$\rightarrow$ Used for creating generic designs: a single design entity Adder for Adder_8b and Adder_32b.

## Binary to BCD Conversion

## Shift and Add-3 (Double-Dabble)

for $(\mathbf{i}=0 ; \mathbf{i}<8 ; \mathbf{i + +})\{$
// add 3 to a column if it is >= 5 for each column if (column >= 5)
column += 3;
// shift binary digits 1eft 1
Hundred << 1;
Hundreds[0] = Tens[3];
Tens << 1;
Tens[0] = Ones[3];
Ones << 1;
Ones[0] = Binary[7];
Binary << 1;
\}

## Shift and Add-3 (Double-Dabble)

1. If the binary value in any of the BCD columns is 5 or greater, add 3 to that value in that BCD column.
2. Shift the binary number left one bit.
3. If 8 shifts have taken place, the BCD number is in the Hundreds, Tens, and Ones column. Terminate
4. Otherwise, go to 1.

Example:

| Hundreds | Tens | Ones | Binary |
| :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 11110011 |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
| 0000 | 0000 | 0001 | 0100010 | $\ll 1$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
| 0000 | 0000 | 0001 | 0100010 | $\ll 1$ |
| 0000 | 0000 | 0010 | 100010 | $\ll 1$ |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
| 0000 | 0000 | 0001 | 0100010 | $\ll 1$ |
| 0000 | 0000 | 0010 | 100010 | $\ll 1$ |
| 0000 | 0000 | 0101 | 00010 | $\ll 1$ |
| 0000 | 0000 | 1000 | 00010 | +3 |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
| 0000 | 0000 | 0001 | 0100010 | $\ll 1$ |
| 0000 | 0000 | 0010 | 100010 | $\ll 1$ |
| 0000 | 0000 | 0101 | 00010 | $\ll 1$ |
| 0000 | 0000 | 1000 | 00010 | +3 |
| 0000 | 0001 | 0000 | 0010 | $\ll 1$ |
| 0000 | 0010 | 0000 | 010 | $\ll 1$ |
| 0000 | 0100 | 0000 | 10 | $\ll 1$ |
|  |  |  |  |  |
|  |  |  |  |  |

## Shift and Add-3 (Double-Dabble)

| 100's | 10's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 10100010 |  |
| 0000 | 0000 | 0001 | 0100010 | $\ll 1$ |
| 0000 | 0000 | 0010 | 100010 | $\ll 1$ |
| 0000 | 0000 | 0101 | 00010 | $\ll 1$ |
| 0000 | 0000 | 1000 | 00010 | +3 |
| 0000 | 0001 | 0000 | 0010 | $\ll 1$ |
| 0000 | 0010 | 0000 | 010 | $\ll 1$ |
| 0000 | 0100 | 0000 | 10 | $\ll 1$ |
| 0000 | 1000 | 0001 | 0 | $\ll 1$ |
| 0000 | 1011 | 0001 | 0 | +3 |

## Shift and Add-3 (Double-Dabble)

| 100's | 10 's | 1's | Binary | Operation |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 10100010 |  |
|  |  | 1 | 0100010 | <<\#1 |
|  |  | 10 | 100010 | <<\#2 |
|  |  | 101 | 00010 | < \#3 |
|  |  | 1000 |  | add 3 |
|  | 1 | 0000 | 0010 | <<\#4 |
|  | 10 | 0000 | 010 | < \# 5 |
|  | 100 | 0000 | 10 | <<\#6 |
|  | 1000 | 0001 | 0 | <<\#7 |
|  | 1011 |  |  | add 3 |
| 1 | 0110 | 0010 |  | < \#8 |
| $1$ | $1$ | ${ }_{2}$ |  |  |

Goto wiki for more information and VHDL implementation

## Summary

$\rightarrow$ More concurrent statements for DF modeling
$\rightarrow$ describing routing structures
$\rightarrow$ Modeling of basic combinational circuit blocks
$\rightarrow$ Adders, multipliers, muxes, encoder/decoder
$\rightarrow$ Generic design modeling
$\rightarrow$ Using VHDL generics

## Backup

## Comparators

## 2-bit Number Comparator



## 4-bit Unsigned Number Comparator

1ibrary ieee;
use ieee.std_1ogic_1164.a11;
use ieee.std_logic_unsigned.a11 ;
entity compare is

| $\operatorname{port}(A, B$ | in | STD_LOGIC_VECTOR(1 downto 0$) ;$ |
| ---: | :--- | :--- |
| AeqB | : out | STD_LOGIC ); |

end compare ;
architecture dataflow of compare is begin

$$
\text { Aeq } B<=\begin{aligned}
& \text { '1' when } A=B \text { else } \\
& \text { '0'; }
\end{aligned}
$$

end dataflow ;

## 4-bit Unsigned Number Comparator

```
1ibrary ieee;
use ieee.std_1ogic_1164.a11;
entity compare is
    port( A, B : in STD_LOGIC_VECTOR(1 downto 0);
    AeqB : out STD_LOGIC );
end compare ;
-- Create a different mode1?
architecture dataflow of compare is
begin
```

end dataflow ;

## 4-bit Signed Number Comparator

1ibrary ieee;
use ieee.std_1ogic_1164.a11;
use ieee.std_logic_signed.a11;
entity compare is port( A, B : in STD_LOGIC_VECTOR(1 downto 0); AeqB : out STD_LOGIC);
end compare ;
architecture dataflow of compare is begin

$$
\begin{gathered}
\text { AeqB }<=~ ' 1 ' \text { when } A=B \text { e1se } \\
\text { '0'; }
\end{gathered}
$$

end dataflow ;

## Hexadecimal to 7-Segment Display

## 7-Segment Display



To illuminate a segment, the corresponding control signal should be driven low.

## 7-Segment Display



To illuminate a segment, the corresponding control signal should be driven low - $A=$ ' 0, '..,$F=$ ' 0 ', $G=$ ' 1 '

## 7-Segment Display



To illuminate a segment, the corresponding control signal should be driven low - $\mathrm{A}=\times 0$, $\ldots, \mathrm{E}=$ ' 1 ', $\mathrm{F}=$ ' 0 ’, $\mathrm{G}=$ ' 0 ’

## Hex to 7-Segment

| Hex Input | 7-Segment Control <br> GFE...BCA |
| :--- | :---: |
| $0000(0)$ | 1000000 |
| $0001(1)$ | 1111001 |
| $0010(2)$ | 0100100 |
| $0011(3)$ | 0110000 |
| $0100(4)$ | 0011001 |
| $0101(5)$ | 0010010 |
| $0110(6)$ | 0000010 |
| $0111(7)$ | 1111000 |
| $1000(8)$ | 0000000 |
| $1001(9)$ | 0010000 |
| $1010(\mathrm{~A})$ | 0001000 |

## 7-Segment Display



- All four displays share common segment control signals.
- Only one display can be illuminated at a time when signal $A N x$ is driven high.


## 7-Segment Display Controller



## BCD to Binary Conversion

1. Right shift bcd1, with the LSB shifting to the MSB of bcd0.
2. Right shift bcd0, with the LSB shifting to the MSB of bin.
3. If bcd0 is now $>4$, subtract 3
4. repeat steps 1-3, 7 times.

BCD to Binary Conversi ${ }^{\frac{010,0,0000}{4}} \rightarrow \frac{0.0100}{i^{2}}$

| Iteration: | BCD | bin |
| :---: | :---: | :---: |
| 1 | 01000010 | 0000000 |
| >> | 0100001 | 0000000 |
| $1>4$ |  |  |
| 2 |  |  |
| >> | 010000 | 1000000 |
| 0 \$ 4 |  |  |
| 3 |  |  |
| >> | 01000 | 0100000 |
| $8>4,-3$ | 00101 | 0100000 |
| 4 |  |  |
| >> | 0010 | 1010000 |
| $2>4$ |  |  |
| 5 |  |  |
| >> | 001 | 0101000 |
| 1 \$ 4 |  |  |
| 6 |  |  |
| >> | 00 | 1010100 |
| $0 \ngtr 4$ |  |  |
| 7 |  |  |
| >> | 0 | 0101010 |
| $0 \ngtr 4$ |  |  |

## 8-bit Variable Rotator Left



## Tri-State Buffers

## Tri-State Buffers


(a) A tri-state buffer


| $e$ | $x$ | $f$ |
| :---: | :---: | :---: |
| 0 | 0 | Z |
| 0 | 1 | Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


(b) Equivalent circuit
(c) Truth table

## Four types of Tri-state Buffers



## Tri-state Buffer - Example (1)

LIBRARY ieee;
USE ieee.std_1ogic_1164.a11;
entity tri_state is

| port | ena, input : |
| :--- | :--- |
| output | IN STD_LOGIC; |
| OUT STD_LOGIC) ; |  |

end tri_state;
architecture dataflow of tri_state is begin
output $<=$ input when (ena = '1') e1se
'Z';
end dataflow;

## ROM

## ROM 8x16 example (1)



## ROM 8x16 example (2)

LIBRARY ieee;
USE ieee.std_1ogic_1164.a11;
USE ieee.numeric_std.a11;
entity rom is port ( Addr : in STD_LOGIC_VECTOR(2 downto 0); Dout : out STD_LOGIC_VECTOR(15 downto 0));
end rom;
-- architecture body is defined on the next slide

## ROM 8x16 example (3)

architecture dataflow of rom is
signa1 temp: integer range 0 to 7;
type vector_array is array (0 to 7) of std_logic_vector(15 downto 0);
constant memory : vector_array := ( X"800A",
X"D459",
X"A870",
X"7853",
X"650D",
X"642F",
X"F742",
X"F548");
begin
temp <= to_integer(unsigned(Addr));
Dout $<=$ memory(temp);
end dataflow;

