# CDA 4253/CIS 6930 FPGA System Design RTL Design Methodology 

Hao Zheng<br>Comp S ci \& Eng<br>Univ of South Florida

## Structure of a Typical Digital Design

Data Inputs


## Data Outputs

Control Inputs

## Hardware Design with RTL VHDL



## Steps of the Design Process

1. Text description
2. Define interface
3. Describe the functionality using pseudo-code
4. Convert pseudo-code to FSM in state diagram
5. Define states and state transitions
6. Define datapath operations in each state.
7. Develop VHDL code to implement FSM
8. Develop testbench for simulation and debugging
9. Implementation and timing simulation

- Timing simulation can reveal more bugs than presynthesis simulation

8. Test the implementation on FPGA boards

## Min_Max_Average

## Pseudocode

Data M[i] are stored in memory.

Results are stored in the internal registers.

## Input: $\mathrm{M}[\mathrm{i}]$

Outputs: max, min, average

```
max = 0
min = MAX // the maximal constant
sum = 0
for i=0 to 31 do
    d=M[i];
    sum = sum + d
    if (d< min) then
        min}=
    endif
    if (d > max) then
        max = d
    endif
endfor
average = sum/32
```


## Circuit Interface



## Interface Table

| Port | Width | Meaning |
| :---: | :---: | :--- |
| clk | 1 | System clock |
| reset | 1 | System reset - clears internal registers |
| in_data | n | Input data bus |
| in_addr | 5 | Address of the internal memory where input data is stored |
| write | 1 | Synchronous write control signal - validity of in_data |
| start | 1 | Starts the computations |
| done | 1 | Asserted when all results are ready |
| out_data | n | Output data bus used to read results |
| out_addr | 2 | 01 - reading minimum <br> $10-r e a d i n g ~ m a x i m u m ~$ <br> $11-$ reading average |

## Datapath

Input: $\mathrm{M}[\mathrm{i}]$
Output: max, min, average

$$
\begin{aligned}
& \max =0 \\
& \min =\max \\
& \text { sum }=0 \\
& \text { for } i=0 \text { to } 31 \text { do } \\
& d=M[i] ; \\
& \text { sum }=\operatorname{sum}+d \\
& \text { if }(d<\min ) \text { then } \\
& \quad \min =d \\
& \quad \text { endif } \\
& \text { if }(d>\max ) \text { then } \\
& \quad \max =d \\
& \quad \text { endif } \\
& \text { endfor } \\
& \text { average }=\text { sum } / 32
\end{aligned}
$$

## Datapath

Input: $\mathrm{M}[\mathrm{i}]$
Output: max, min, average


## State Diagram for Controller

Input: M[i]
Outputs: max, min, average

$$
\begin{aligned}
& \max =0 \\
& \min =M A X \\
& \text { sum }=0 \\
& \text { for } i=0 \text { to } 31 \text { do } \\
& d=M[i] ; \\
& \text { sum }=\operatorname{sum}+d \\
& \text { if }(d<\min ) \text { then } \\
& \quad \min =d \\
& \text { endif } \\
& \text { if }(d>\max ) \text { then } \\
& \quad \max =d \\
& \quad \text { endif } \\
& \text { endfor } \\
& \text { average }=\text { sum } / 32
\end{aligned}
$$

## State Diagram for Controller



Output logic: in_addr <= i; out_data <= ...

Input: M[i]
Outputs: max, min, average

$$
\begin{aligned}
& \max =0 \\
& \min =M A X \\
& \text { sum }=0 \\
& \text { for } i=0 \text { to } 31 \text { do } \\
& \quad d=M[i] ; \\
& \text { sum }=\operatorname{sum}+d \\
& \text { if }(d<\min ) \text { then } \\
& \quad \min =d \\
& \text { endif } \\
& \text { if }(d>\max ) \text { then } \\
& \quad \max =d \\
& \text { endif }
\end{aligned}
$$

endfor
average = sum/32

## Sorting

## Sorting - Example

|  | Before sorting | During Sorting |  |  |  |  |  | After sorting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | i=0 | i=0 | i=0 | i=1 | $\mathrm{i}=1$ | i=2 |  |
| Addr | Data | $\mathrm{j}=1$ | j=2 | $\mathrm{j}=3$ | $\mathrm{j}=2$ | j=3 | j=3 |  |
| 0 | 3 | 3 | 2 | 2 |  | 1 | 1 | 1 |
| 1 | 2 | (2) | 3 | 3 | 3 | 3 | 2 | 2 |
| 2 | 4 | 4 | (4) |  |  |  | 4 | 3 |
| 3 | 1 | 1 | 1 | (1) |  |  | (3) | 4 |

Legend:
position of memory indexed by i

## Pseudocode

for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$A=M[i]$
for $\mathrm{j}=\mathrm{i}+1$ to $\mathrm{k}-1$ do
$B=M[j]$
if $A>B$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for
$K$ is a constant, the number of integers to be sorted in memory
$M$ denotes memory.

Memory address is either $i$ or $j$.

## Sorting - Interface



## Sorting - Datapath

- Registers to hold A, B,
- Memory addresses i and j
- Incrementor
- Comparator
for $\mathrm{i}=0$ to $\mathrm{k}-2$ do

$$
A=M[i]
$$

$$
\text { for } j=i+1 \text { to } k-1 \text { do }
$$

$$
\mathrm{B}=\mathrm{M}[\mathrm{j}]
$$

if $\mathrm{A}>\mathrm{B}$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for

## Sorting - Datapath

for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$A=M[i]$
for $j=i+1$ to $k-1$ do
$B=M[j]$
if $\mathrm{A}>\mathrm{B}$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for

## Sorting - Datapath


for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$\mathrm{A}=\mathrm{M}[\mathrm{i}]$
for $j=i+1$ to $k-1$ do
$B=M[j]$
if $\mathrm{A}>\mathrm{B}$ then

$$
\begin{aligned}
& \mathrm{M}[\mathrm{i}]=\mathrm{B} \\
& \mathrm{M}[\mathrm{j}]=\mathrm{A}
\end{aligned}
$$

$$
A=B
$$

end if
end for
end for

## Sorting - Datapath


for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$\mathrm{A}=\mathrm{M}[\mathrm{i}]$
for $j=i+1$ to $k-1$ do
$B=M[j]$
if $A>B$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for

## Sorting - Controller

- Nested loops by two FSMs: one for the outer loop controls the one for the inner loop.
- Reuse the FSM for the single for loop in the previous example.
for $\mathrm{i}=0$ to $\mathrm{k}-2$ do

$$
A=M[i]
$$

$$
\text { for } j=i+1 \text { to } k-1 \text { do }
$$

$$
\mathrm{B}=\mathrm{M}[\mathrm{j}]
$$

if $\mathrm{A}>\mathrm{B}$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for

## Sorting - Controller



## Behavioral Level Design



## FSMD

for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$\mathrm{A}=\mathrm{M}[\mathrm{i}]$
for $\mathrm{j}=\mathrm{i}+1$ to $\mathrm{k}-1$ do

$$
\mathrm{B}=\mathrm{M}[\mathrm{j}]
$$

if $A>B$ then

$$
\begin{aligned}
& M[i]=B \\
& M[j]=A \\
& A=B
\end{aligned}
$$

end if
end for
end for

## FSMD

for $\mathrm{i}=0$ to $\mathrm{k}-2$ do
$\mathrm{A}=\mathrm{M}[\mathrm{i}]$
for $\mathrm{j}=\mathrm{i}+1$ to $\mathrm{k}-1$ do
$B=M[j]$
if $\mathrm{A}>\mathrm{B}$ then
$\mathrm{M}[\mathrm{i}]=\mathrm{B}$
$\mathrm{M}[\mathrm{j}]=\mathrm{A}$
$A=B$
end if
end for
end for

| 1 | $\mathrm{i}=0$; |
| :---: | :---: |
| 2 | while i < $\mathrm{k}-1$ do |
| 3 | addr $=\mathrm{i}$ |
| 4 | A $=\mathrm{M}$ [addr] |
| 5 | $\mathrm{j}=\mathrm{i}+1$ |
| 6 | while j < k do |
| 7 | addr $=\mathrm{j}$ |
| 8 | $\mathrm{B}=\mathrm{M}$ [addr] |
| 9 | if $A>B$ then |
| 10 | addr $=\mathrm{i}$ |
| 11 | M [addr] = B |
| 12 | addr $=$ j |
| 13 | M [addr] $=\mathrm{A}$ |
| 14 | $\mathrm{A}=\mathrm{B}$ |
| 15 | end if |
| 16 | j=j+1 |
| 17 | end while |
| 18 | $\mathrm{i}=\mathrm{i}+1$; |
| 19 | end while |

## FSMD

| 1 | $\mathrm{i}=0$; |
| :---: | :---: |
| 2 | while $i<k-1$ do |
| 3 | addr $=\mathrm{i}$ |
| 4 | A = M [addr] |
| 5 | $j=i+1$ |
| 6 | while j < k do |
| 7 | addr $=$ j |
| 8 | $\mathrm{B}=\mathrm{M}$ [addr] |
| 9 | if $A>B$ then |
| 10 | addr $=\mathrm{i}$ |
| 11 | M [addr] = B |
| 12 | addr = j |
| 13 | M [addr] = A |
| 14 | A $=\mathrm{B}$ |
| 15 | end if |
| 16 | $j=j+1$ |
| 17 | end while |
| 18 | $\mathrm{i}=\mathrm{i}+1$; |
| 19 | end while |

## FSMD

| Current State | Next State | Cond | Operations | 2 3 | while i < $\mathrm{k}-1$ do addr $=\mathrm{i}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | start='1' | i < $=0$ | 4 | $\mathrm{A}=\mathrm{M}[\mathrm{addr}]$ |
| 2 | 3 | i < k-1 | null | 5 | $\mathrm{j}=\mathrm{i}+1$; |
| 2 | 18 | ! $\mathrm{i}<\mathrm{k}-1$ ) | done <= '1' | 6 | while j < k do |
| 3 | 6 | true | $\begin{aligned} & \text { addr }<=\mathrm{i}, \\ & \mathrm{~A}<=\mathrm{M}[\text { addr] }] \\ & \mathrm{j}<=\mathrm{j}+1 ; \end{aligned}$ | 8 9 | $\begin{aligned} & \mathrm{j}=\mathrm{j}+1 \\ & \mathrm{addr}=\mathrm{j} \\ & \mathrm{~B}=\mathrm{M}[\mathrm{addr}] \end{aligned}$ |
| 6 | 7 | j < k | null | 10 | if $A>B$ then |
| 6 | 17 | $!(j<k)$ | null | 11 | addr $=\mathrm{i}$ |
| 7 | 10 | true | $\begin{aligned} & \text { j++; addr <= j; B <= } \\ & \text { M[addr]; } \end{aligned}$ | 12 | $\begin{aligned} & \text { M[addr] = B } \\ & \text { addr = j } \end{aligned}$ |
| 10 | 16 | $A>B$ | addr < $=$ i; M[addr] <= B; | 14 | M [addr] = A |
| 10 | 16 | ! $\mathrm{A}>\mathrm{B})$ | null | 15 | A = B |
| 16 | 6 | true | null | 7 | end while |
| 17 | 2 | true | null | 18 | end while |

## FSMD



## Optimization for Performance

## Performance Definitions

- Throughput: the number of inputs processed per unit time.
- Latency: the amount of time for an input to be processed.
- Maximizing throughput and minimizing latency in conflict.
- Both require timing optimization:
- Reduce delay of the critical path


## Achieving High Throughput: Pipelining

- Divide data processing into stages
- Process different data inputs in different stages simultaneously.

```
xpower = 1;
for (i = 0; i < 3; i++)
    xpower = x * xpower;
```

Throughput: 1 data $/ 3$ cycles $=$ 0.33 data / cycle .

Latency: 3 cycles.
Critical path delay: 1 multiplier delay

```
process (clk) begin
    if rising_edge(c1k) then
        if start='1' then
                cnt <= 3;
        done <= ' 0 ';
        elsif cnt > 0 then
        cnt <= cnt - 1;
        xpower <= xpower * x;
    elsif cnt \(=0\) then
        done <= ' 1 ';
    end if;
end process;
```


## Achieving High Throughput: Pipelining

$$
\begin{aligned}
& \text { xpower = } 1 \text {; } \\
& \text { for }(i=0 ; i<3 ; i++) \\
& \quad \text { xpower }=x^{*} \text { xpower; }
\end{aligned}
$$

Throughput: 1 data / cycle Latency: 3 cycles + register delays. Critical path delay: 1 multiplier delay

```
process (clk, rst) begin
    if rising_edge(clk) then
    if start='1' then -- stage 1
        x1 <= x;
        xpower1 <= x;
        done1 <= start;
    end if;
    -- stage 2
    x2 <= x1;
    xpower2 <= xpower1 * x1;
    done2 <= done1;
    -- stage 3
    xpower <= xpower2 * x2;
    done <= done2;
    end if;
end process;
```


## Achieving High Throughput: Pipelining

- Divide data processing into stages
- Process different data inputs in different stages simultaneously.



## Achieving High Throughput: Pipelining

- Divide data processing into stages
- Process different data inputs in different stages simultaneously.


Penalty: increase in area as logic needs to be duplicated for different stages

## Reducing Latency

- Closely related to reducing critical path delay.
- Reducing pipeline registers reduces latency.



## Reducing Latency

- Closely related to reducing critical path delay.
- Reducing pipeline registers reduces latency.



## Timing Optimization

- Maximal clock frequency determined by the longest path delay in any combinational logic blocks.
- Pipelining is one approach.



## Timing Optimization: Spatial Computing

- Extract independent operations
- Execute independent operations in parallel.

$$
X=A+B+C+D
$$

process ( $a, b, c, d$ ) begin

$$
\begin{aligned}
& \mathrm{X} 1:=\mathrm{A}+\mathrm{B} ; \\
& \mathrm{X} 2:=\mathrm{X} 1+\mathrm{C} ; \\
& \mathrm{X}<=\mathrm{X} 2+\mathrm{D} ;
\end{aligned}
$$

end process;
process ( $a, b, c$, d) begin
X1 <= A + B;
X2 <= C + D;

$$
x<=X 1+X 2 ;
$$

end process;

## Timing Optimization: Spatial Computing

$$
X=A+B+C+D
$$

process ( $a, b, c, d$ ) begin<br>X1 := A + B;<br>X2 := X1 + C;<br>$$
X<=X 2+D ;
$$<br>end process;



Critical path delay: 3 adders

## Timing Optimization: Spatial Computing

$$
\begin{aligned}
& \text { process (a, b, c, d) begin } \\
& X 1<=A+B ; \\
& X 2<=C+D ; \\
& X<=X 1+X 2 ; \\
& \text { end process; }
\end{aligned}
$$



## Timing Optimization: Avoid Unwanted Priority

```
process (clk, rst) begin
    if rising_edge(clk) then
    if c0='1' then rout <= din1;
    elsif c1='1' then rout <= din2;
    elsif c2='1' then rout <= din3;
    elsif c3='1' then rout <= din4;
    end if;
    end if;
end process;
```

Critical path delay: $42 \times 1 \mathrm{MUX}$.

## Timing Optimization: Avoid Unwanted Priority



Critical path delay: $42 \times 1$ MUX.

## Timing Optimization: Avoid Unwanted Priority

process (clk, rst) begin if rising_edge(clk) then
case c is
when "0001" =>
rout <= din0;
when "0010" =>
rout <= din1;
when "0100" =>
rout <= din2;
when "1000" =>
rout <= din3;
when others => null;
end if;
end process;

## Timing Optimization: Avoid Unwanted Priority



Critical path delay: 2-AND plus 4-OR.

## Timing Optimization: Register Balancing

- Maximal clock frequency determined by the longest path delay in any combinational logic blocks.



## Timing Optimization: Register Balancing

process (clk, rst) begin
if rising_edge(c1k) then $r A<=A$;
$r B<=B ;$
$r C<=C ;$
sum <= rA + rB + rC; end if;
end process;
process (clk, rst) begin if rising_edge (c1k) then sumAB <= A + B; $r C<=C ;$
sum <= sumAB + rC; end if;
end process;

## Optimization for Area

## Area Optimization: Resource Sharing

- Rolling up pipeline: share common resources at different time - a form of temporal computing



## Area Optimization: Resource Sharing

- Use registers to hold inputs
- Develop FSM to select which inputs to process in each cycle.

$$
X=A+B+C+D
$$



## Area Optimization: Resource Sharing

- Use registers to hold inputs
- Develop FSM to select which inputs to process in each cycle.

$$
X=A+B+C+D
$$




A, B, C, D need to hold
steady until X is processed

## Area Optimization: Resource Sharing

Merge duplicate components together


## Area Optimization: Resource Sharing

Merge duplicate components together


## Impact of Reset on Area - Xilinx Specific

Do not set or reset Registers asynchronously.

- Control set remapping becomes impossible.
- Sequential functionality in device resources such as block RAM components and DSP blocks can be set or reset synchronously only.
- You will be unable to leverage device resources resources, or they will be configured sub-optimally.
- Use synchronous initialization instead.

Do not describe Flip-Flops with both a set and a reset.

- No Flip-Flop primitives feature both a set and a reset, whether synchronous or asynchronous.
- If not rejected by the software, Flip-Flop primitives featuring both a set and a reset may adversely affect area and performance.


## Resetting Block RAM

- On-chip block RAM only supports synchronous reset.
- Suppose that Mem is $256 \times 16$ b RAM.
- Implementations of Mem with synchronous and asynchronous reset on Xilinx Virtex-4.

Implementation Slices slice Flip-flops 4 Input LUTs BRAMs

| Asynchronous reset | 3415 | 4112 | 2388 | 0 |
| :--- | ---: | ---: | ---: | ---: |
| Synchronous reset | 0 | 0 | 0 | 1 |

## Optimization for Power

## Power Reduction Techniques

- In general, FPGAs are power hungry.
- Power consumption is determined by

$$
P=V^{2} \cdot C \cdot f
$$

where $V$ is voltage, $C$ is load capacitance, and $f$ is switching frequency

- In FPGAs, $V$ is fixed, $C$ depends on the number of switching gates and length of wires connecting all gates.
- To reduce power,
- turn off gates not actively used,
- have multiple clock domains,
- reduce $f$.


## Dual-EdgeTriggered FFs

- A design that is active on both clock edges can reduce clock frequency by 50\%.

Example 1


## Backup

## Input: M[i]

Outputs: max, min, average

$$
\begin{aligned}
& \max =0 \\
& \min =M A X \\
& \text { sum }=0 \\
& \text { for } i=0 \text { to } 31 \text { do } \\
& \quad d=M[i] ; \\
& \text { sum }=\operatorname{sum}+d \\
& \text { if }(d<\min ) \text { then } \\
& \quad \min =d \\
& \text { endif } \\
& \text { if }(d>\max ) \text { then } \\
& \quad \max =d \\
& \quad \text { endif } \\
& \text { endfor } \\
& \text { average }=\operatorname{sum} / 32
\end{aligned}
$$

