

CDA 4253 FPGA System Design


PicoBlaze Interface

Hao Zheng
Comp Sci & Eng
U of South Florida

Required Reading


- P. Chu, *FPGA Prototyping by VHDL Examples*
Chapter 16, PicoBlaze I/O Interface
Chapter 17, PicoBlaze Interrupt Interface
Xilinx PicoBlaze User Guide (UG 129)
Chapter 4 & 6

Input Operation and FPGA Interface




UG129_c6_01_052004


Input Instructions: Timing Diagram



UG129_c6_02_060404

Four Continuous-Access Ports






Output Instructions

OUTPUT sX, KK	PORT_ID <= KK OUT_PORT <= sX	direct
OUTPUT sX, (sY)	PORT_ID <= sY OUTPUT <= sX	indirect


- [write_strobe](#) is asserted in the 2nd cycle of an **output** instruction.
- Used to notify target the validity of the data on out_port

Output Interfacing

PicoBlaze Microcontroller




FPGA Logic




UG129_c6_05_052004

Decode Logic

Output Operation and FPGA Interface





Output Decoding of Four Output Registers


Decoder Logic

	input		output
<code>write_strobe</code>	<code>port_id(1)</code>	<code>port_id(0)</code>	<code>en_d</code>
0	—	—	0000
1	0	0	0001
1	0	1	0010
1	1	0	0100
1	1	1	1000


The decoder logic can be saved by using one-hot codes for **port_id** if the output ports are smaller than 8.

Timing Diagram of an Output Instruction

output s0, 02





Simple Address Decoding for Designs with <8 Output Components



Interrupt Flow

1. Enabled interrupts
2. An interrupt occurs
3. Execute **call 3FF**
4. Execute **jump isr**
5. Execute interrupt service routine (ISR) at **isr**
6. execute **returni enable** at the end of ISR, and resume the normal operation





Interrupt Related Instructions

RETURNI ENABLE

PC \leq STACK[TOS] ; TOS \leq TOS - 1;

I \leq 1; C \leq PRESERVED C; Z \leq PRESERVED Z

RETURNI DISABLE

PC \leq STACK[TOS] ; TOS \leq TOS - 1;

I \leq 0; C \leq PRESERVED C; Z \leq PRESERVED Z


ENABLE INTERRUPT

I \leq 1;

DISABLE INTERRUPT


I \leq 0;

Interrupt Interface with a Single Event




interrupt should hold high until **interrupt_ack** is asserted.

Interrupt Interface with Two Requests




ISR reads `in_port[1:0]`, decides which request should be served, and generate correct signal to clear the corresponding interrupt request FF.


Time-Multiplexed Seven Segment Display




Data inputs



Time-Multiplexing Circuit



Multiplexing Circuit Based on PicoBlaze



- mod-500 generates an interrupt every 5us.
- ISR loads **sseg[6:0]** from memory and generates corresponding port ID for **an[3:0]**.